- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am working with an Stratix 10 GX development kit, and I have a problem with the example design loopback_Host Pipe. When the host communicate with the OpenCL command clSetKernelArg(kernel, 0, sizeof(cl_mem), (void *)&write_pipe), the following assert is shown:
host: acl_hal_mmd.c:2486: acl_hal_mmd_hostchannel_create: Assertion `device_info[physical_device_id].mmd_dispatch->aocl_mmd_hostchannel_create' failed.
This problem just happens with host pipes.
How can I solve this?
Thanks in advance.
- Tags:
- OpenCL™
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The source code that I used is the example in:
https://www.altera.com/support/support-resources/design-examples/design-software/opencl/host-pipe.html,
The aocl version is:
aocl 18.1.0.222 (Intel(R) FPGA SDK for OpenCL(TM), Version 18.1.0 Build 222 Pro Edition
That means, the 18.1 do not have support for the host-pipe example such as the software and hardware requirements suggest?.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, I would suggest you use the example design base on the software requirement.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page