Community
cancel
Showing results for 
Search instead for 
Did you mean: 
LFang7
Beginner
474 Views

How can I simulate dedicated high speed clock input pins in HyperLynx by FPGA's IBIS model?

Jump to solution

Hi,

I download  EP4SE530's IBIS model, but I can not find the dedicated high speed clock input pins in the model. The pin name is CLK[1,3,8,10]. So how can I simulate dedicated high speed clock input pins in HyperLynx by FPGA's IBIS model?IBIS model list.png

Yours,

Longyu

0 Kudos
1 Solution
YuanLi_S_Intel
Employee
61 Views
Hi Fang Longyu, There is no dedicated IBIS model for these pin. Since the I/O Standard in Intel PSG FPGA is programmable, you may use the I/O standard that you choose for that input clock pin as the IBIS model. Example: if you use 2.5V I/O standard, you can use 2.5Vcmos IBIS model. Regards, YL

View solution in original post

1 Reply
YuanLi_S_Intel
Employee
62 Views
Hi Fang Longyu, There is no dedicated IBIS model for these pin. Since the I/O Standard in Intel PSG FPGA is programmable, you may use the I/O standard that you choose for that input clock pin as the IBIS model. Example: if you use 2.5V I/O standard, you can use 2.5Vcmos IBIS model. Regards, YL

View solution in original post

Reply