- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, I found the document "Using Linux* on DE-series Boards" which provides me with some help.
But I would like to now how (or if) it is possible to listen for incoming Data from the FPGA on a choosen GIO-Pin, which I select in the pin planner in quartus?
I would like to write a program in c which prints out the incomming bit stream. What do I have to do?
Greets
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
You can enable the FPGA2HPS bridge in the Qsys and then use the peripheral pin multiplexing technique to access FPGA data through GPIO in HPS.
Please refer to Connecting Unassigned Pins to GPIO
section in the below document
https://www.intel.co.jp/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_5v4.pdf
also the below link from terasic can also help in understanding about the bridges., between HPS and FPGA.
http://www.terasic.com.tw/wiki/DE10_Advance_revC_demo:_AXI_bridges_in_Intel_SoC_FPGA
The following video can also help to get a start
https://www.youtube.com/watch?v=RTmDgNXIwKQ
Please let us know the progress.
Thanks and Regards
Anil
![](/skins/images/45C6C2D737ED71F4C51F0145C8CB1E9C/responsive_peak/images/icon_anonymous_message.png)
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page