FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5275 Discussions

How to enable differential signal in stratix 10 transreciver phy IP?

DChak2
Beginner
376 Views

Please someone guide. It seems the ref clk and tx rx serial data are single ended. And in fitting stage it shows error.

0 Kudos
1 Reply
Deshi_Intel
Moderator
155 Views

HI,

 

You can refer to Stratix 10 datasheet to find out the supported differential IO standard for the transcevier channel (depends on Ltile, Htile or Etile)

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/s10_datasheet...

 

After that, you can use quartus assignment editor to set the desired differential IO standard for your transceiver refclk and receiver channel pins.

 

Thanks.

 

Regards,

dlim

 

Reply