FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5154 Discussions

Im using de10-lite fpga board, the spec says it has a one chip sdram with 32M address, but it only has 13bit address and 2bit bank address select, wich brings me to 64K address. can anyone help me understand what am missing, how do I access the whole 64M?

Guy_K_Intel
Employee
422 Views
 
0 Kudos
1 Reply
BoonT_Intel
Moderator
87 Views

Hi sir,

You are using Terasic board, it is better if you can check with Terasic directly.

 

but let me try to help here:

Look like you calculate the density with formula = 2^13 * 2 ^2 and you get 32k?

For DRAM, the correct density calculation as below:

2^(row addressing) * 2^(column addressing) * 2^(bank addressing)

to get all the addressing bit as below, you have to check the DRAM datasheet.

 

Any, I guess the DRAM that you using have address as below:

2^13 * 2^11 * 2^2

= 8k * 2k * 4

=64M

 

note: column addressing is a subset of row addressing.

 

try to get an example of DRAM datasheet, check table 2: addressing and you will understand clearer.

 

Reply