FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6477 Discussions

Is it possible to include a NIOS on an FPGA that contains an HPS?

MSchu8
Novice
‎09-25-2019 05:18 PM
1,419 Views

My end design will use the HPS, but in the interim, I have to evaluate one peripheral that includes a NIOS project. I just want to know if this has a chance of working.

0 Kudos

Link Copied

4 Replies
FawazJ_Altera
Employee
‎09-26-2019 01:33 AM
1,135 Views

Hello,

Yes it is possible. you can instantiate both processors in your design.

I will attach a sample .qsys file to show you how to connect your system.

 

Thank you

0 Kudos
Copy link
FawazJ_Altera
Employee
‎09-26-2019 01:35 AM
1,135 Views
posted a file.
soc_system.zip
0 Kudos
Copy link
MSchu8
Novice
‎10-02-2019 05:32 PM
1,135 Views

Thanks for the quick response. That helped quite a bit.

Have a great day.

Mark

Copy link
FawazJ_Altera
Employee
‎10-03-2019 07:40 AM
1,135 Views

You are welcome.

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.