FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
My end design will use the HPS, but in the interim, I have to evaluate one peripheral that includes a NIOS project. I just want to know if this has a chance of working.
