- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello friends,
I have a FPGA from the Cyclone V series, model "5CEFA7U19I7". Can I create in the platform designer 3 cores, 1 master and 2 slaves, in this FPGA?
In addition, Intel employees - where can I find the example project of a multi-core from the video posted on YouTube? https://www.youtube.com/watch?v=DUNAemGhUTE
Thanks!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
There is a Multiprocessor Nios II Systems Design Example of Cyclone V E 5CEFA7F31I7 as below. Therefore, I think Multi-Core of Nios2 should be not a problem on Cyclone V series, model "5CEFA7U19I7".
Example project of a multi-core from the video posted on YouTube? Please refer to below link.
Best Regards,
Sheng
p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution and give Kudos.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
There is a Multiprocessor Nios II Systems Design Example of Cyclone V E 5CEFA7F31I7 as below. Therefore, I think Multi-Core of Nios2 should be not a problem on Cyclone V series, model "5CEFA7U19I7".
Example project of a multi-core from the video posted on YouTube? Please refer to below link.
Best Regards,
Sheng
p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution and give Kudos.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page