FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5146 Discussions

Multi-port FPGA2SDRAM interface not working

NKRIS7
Beginner
365 Views

 soc_qsys

Capture1.JPG

I am trying to read and write to DDR3 in DE10 nano with multiple Avalon MM interface . While using single Avalon MM interface ,it will work. But using two MM interface one port waitrequest is always high.

 

Regards,

 

Nithin

0 Kudos
3 Replies
NurAida_A_Intel
Employee
154 Views

Hi NKRIS7,

 

I remember you open one thread which is --> https://forums.intel.com/s/question/0D50P00004OyVC3/hi-i-am-working-with-de10nano-board-to-access-ex... . It seems to be similar issue where you are facing problem on the waitrequest signal.

 

May i have your confirmation whether this is the similar issue? If yes, then may I suggest to continue the conversation in previous thread ?

 

Thank you for your kind understanding. 😊

 

Regards,

NAli1

NKRIS7
Beginner
154 Views

Hi NAli1,

 

Yes , Avalon MM and AXI interface have problem in wait-request signal for port 1. We can continue the conversation in previous thread

 

Regards,

NKRIS7

NurAida_A_Intel
Employee
154 Views

Hi NKRIS7,

 

I believed the issue is now solved based on your confirmation in previous thread 😊

 

Regards,

NAli1

Reply