FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5203 Discussions

NIOS II with linux system booting from CFI Flash

MBier
Beginner
327 Views

Hi! I'm working on project where i have to build NIOS II system. The system must load linux kernel from CFI Flash on Cyclone V SoC Development kit but the problem is that there is no user manual for that board so I cannot assign pins from Tri-State Controller to CFI Flash. Does anyone have experience with similar system and Quartus? Please anyone can help me?

0 Kudos
7 Replies
EricMunYew_C_Intel
Moderator
314 Views

Hi, Mateusz


In Quartus, you can go to Assignments->Pin Planner.


May I know which board you are using, any link ?


Eric


MBier
Beginner
299 Views

Hi Eric!

I have cyclone V dev-kit ( https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-cy... )

So basiclly if there were any pinout which shows that connecting CFI to FPGA is possible i would not ask any question.  But all in all is it possible to access CFI from NIOS II ( which is placed in FPGA not in ARM ). Thanks for articles you linked, but i have knowledge about NIOS and CFI.

EricMunYew_C_Intel
Moderator
301 Views

Hi, Mateusz


Can I close this if you have no more inquiry ?


Thanks.


Eric


EricMunYew_C_Intel
Moderator
280 Views

Hi, Mateusz


By the way, may I know which external flash you are using?


Eric


EricMunYew_C_Intel
Moderator
263 Views

Hi, Mateusz


By integrating the Tri-state controller and Tr-state conduit bridge IPs in your Nios design or FPGA, you can connect the CFI flash directly to your FPGA.

For example, you can refer to page 57 of below document for the I/O standard for the CFI flash, you will need this info when you do pin assignment in Quartus:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/rm_cv_soc_dev_board....


Alternatively, you may consider the PFL IP for interfacing to CFI:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_pfl.pdf


Eric


EricMunYew_C_Intel
Moderator
250 Views

Hi, Mateusz


Do you have any inquiry ?


Thanks.


Eric


Reply