FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

NIOS2 address mapping

prateekmohan
Beginner
163 Views

Hello,

I am trying to understand the address mapping for the data master in the NiosII processor. Currently, I have a system that looks like this:

prateekmohan_0-1620773527714.png

The nios2 data master is connected to two slaves - a "data_ram" which I want to be used for all data related transactions, the debug interface "debug_mem_slave", and "reg_intf_sys_0" which is a peripheral register I want to access from the NIOSII. 

 

Now the strange part is that the address mapping seems to indicate only addresses from 0x0 -> 0x1f_ffff are supposed to go to the "reg_intf_sys_0" but when I ran a simulation I see this:

prateekmohan_1-1620773818342.png

I can see the d_address (the data master address) performing a read at address 0x203de0, but it seems to be accessing the reg_intf_sys_0. I'm just a bit confused about why it's accessing this address space. I don't have any code on the NIOS2 that accesses this region, I have attached the "hello.c" file that I am running on the NIOS2. The address mapping seems strange, so I wanted to ask about it. 

 

0 Kudos
1 Reply
EricMunYew_C_Intel
Moderator
113 Views

Can you connect the data and instruction bus of Nios to an on-chip RAM.


Reply