FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6478 Discussions

NIOS2 bidirectional IO port setting

VHou0
Beginner
‎09-11-2019 03:29 AM
1,158 Views

Set an 8-bit bidirectional IO port as output mode in NIOS2 code, but only 4 bits (bit 0, 1 ,4 ,5)can output correctly, and the other 4 bits hold out state 0.

 

Untitled.pngUntitled1.png

0 Kudos

Link Copied

3 Replies
Ahmed_H_Intel1
Employee
‎09-12-2019 08:12 AM
882 Views

Hi,

Can you please explain more? what is your issue?

Regards,

 

0 Kudos
Copy link
Ahmed_H_Intel1
Employee
‎09-12-2019 08:17 AM
882 Views

Hi,

please check the top level connection first. you can share with us the top level connection and the assigned pins for these LEDs.

Regards,

 

0 Kudos
Copy link
VHou0
Beginner
‎09-12-2019 08:21 AM
882 Views

Thanks you .I removed signaltap from the project, it works correctly.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.