- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Team,
Greetings..!
I am performing the Signal Integrity analysis of Cyclone V (5CSXFC6D6F31C6N) and DDR Interface (DDR3, 800MHz).
Kindly help us in deriving the min and Max values of the Following parameters to complete the analysis.
1. tCKAC - Addr/Cmd prelaunch delay, relative to CK(r) (1T)
2. tCKCTL - ctl prelaunch delay, relative to CK(r)
3. tCKDQS - DQS delay, relative to CK
4. tDQSDQ - DQ prelaunch delay, relative to DQS
5. tDQDQS - Max. tolerable DQ to DQS skew (-,+) (derived from tDS, tDH)
6. tDS - DQ valid to shifted DQS
7. tDH - Shifted DQS to DQ invalid.
looking forward for your response.
Regards,
Prasad Aginiparthi.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Prasad,
Sorry for the delay in response.
May I know the memory part number that has been used?
Where are the parameters going to be used? Maybe you can give some screenshot on this.
Thanks,
Adzim
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Prasad,
Do you have any update on this topic?
Thanks,
Adzim

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page