FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5281 Discussions

Need to discuss on ALTERA CPLD programming. Facing issue in Jam STAPL ByteCode Player. Need detail for one_ms_delay initialization. Every time I change my CPLD code, I need to adjust the delay which is initialize in above variable.

SLAHA1
Beginner
526 Views
 
0 Kudos
1 Reply
ShafiqY_Intel
Employee
109 Views

Hi SLAHA1,

 

I didn't know any specified details for one_ms_delay initialization. However, you can try to use the default value of TCk = 6MHz.

 

Maybe you can try to look up at these two forums.

https://forums.intel.com/s/question/0D50P00003yyQcvSAE/jam-stapl-bytecode-player-tck-speed-slow?lang...

https://forums.intel.com/s/question/0D50P00003yyKbwSAE/exit-code-11-device-verify-failure

 

Thanks

Reply