FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6211 Discussions

Need to discuss on ALTERA CPLD programming. Facing issue in Jam STAPL ByteCode Player. Need detail for one_ms_delay initialization. Every time I change my CPLD code, I need to adjust the delay which is initialize in above variable.

SLAHA1
Beginner
‎03-08-2019 05:38 AM
896 Views
 
0 Kudos

Link Copied

1 Reply
ShafiqY_Intel
Employee
‎03-11-2019 08:39 AM
479 Views

Hi SLAHA1,

 

I didn't know any specified details for one_ms_delay initialization. However, you can try to use the default value of TCk = 6MHz.

 

Maybe you can try to look up at these two forums.

https://forums.intel.com/s/question/0D50P00003yyQcvSAE/jam-stapl-bytecode-player-tck-speed-slow?language=en_US

https://forums.intel.com/s/question/0D50P00003yyKbwSAE/exit-code-11-device-verify-failure

 

Thanks

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.