FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5148 Discussions

PCIe Avalon-MM to DDR Write and Read

prateekmohan
Beginner
325 Views

Hello,

I am looking at methods to write/read from DDR from my host system through the PCIe Hard IP block.

I have looked at some examples for Qsys projects using the PCIe Hard IP block and I understand how the rxm_bar<n> Avalon interfaces are used to access memory mapped regions through PCIe:

prateekmohan_0-1619569529680.png

I also saw an example of the "External Memory Interface IP" to see how to communicate to DDR and I see the Avalon Slave on the EMIF is used to read/write to DDR:

prateekmohan_1-1619569609928.png

However, I cannot connect the rxm_bar<n> interface directly to this because the EMIF provides its own clock for the transactions to the EMIF. 

I guess I can add a dual port Avalon-MM in between both of these (so the PCIe Hard Macro writes to the Avalon-MM memory and perhaps a DMA reads data from this BRAM and pushes it to the EMIF) but I was not sure if there was a more elegant way of doing this. I think others must have done something similar to this, so I wanted to ask if there was another way. 

Thanks!

Prateek

0 Kudos
6 Replies
Deshi_Intel
Moderator
309 Views

Hi,


You can find Intel FPGA PCIe reference design that interact with either DDR3 or DDR4 memory in below link. Feel free to check it out


Goto the left panel -> click on "user guides and reference designs" -> click on "reference designs" tab


Thanks.


Regards,

dlim


prateekmohan
Beginner
303 Views

Hi Deshi,

I looked at the guides and it refers to using an "Avalon-MM DMA" type interface for the PCIe when communicating from PCIe to DDR. I'm looking for something that is only an "Avalon-MM" interface. Is there a reference design that perhaps deals with only "Avalon-MM" interfaces?

I am also trying to download the "Arria 10 Reference Design" link on page 3 from this PDF: PCI Express DMA Reference Design Using External Memory (intel.com)

However, I get a "File Not Found" error

Deshi_Intel
Moderator
281 Views

HI,


The AN708 was older ref design doc that pointed to old outdated Altera ref design link that doesn't exist in Intel system anymore.


If you are looking for A10 PCIe example design, you can generate the example design directly from PCIe IP. Check out below link


Thanks.


Regards,

dlim


prateekmohan
Beginner
275 Views

Hi Deshi,

How can I go about replacing it with DDR3 or DDR4? I believe the only way is to use the IP Block "External Memory Interface IP" right?

The problem with this IP is that it provides its own clock reference to the master that is writing/reading to it. However, the PCIe Avalon Master is running off the PCIe clock (250 MHz). So how would I replace the BRAM with a DDR3 or DDR4?

prateekmohan
Beginner
217 Views

Hello,

 

I am still wondering about this - can someone let me know if I am thinking incorrectly about how to make PCIe write to DDR? It seems odd that a direct connection is not feasible so that's why I wanted to check. 

Prateek

Deshi_Intel
Moderator
171 Views

Hi,


Pls see my reply below.


  1. Yes, you need to initiate external memory interface IP to use DDR3 or DDR4
  2. For the different clock frequency connection issue between PCIe Avalon MM Bar and DDR3 Avalon MM interface - I think you can use "Avalon MM clock crossing bridge" IP in platform designer to handle the different clock domain crossing


Thanks.


Regards,

dlim


Reply