FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5918 Discussions

PFL settings for Stratix3 Dev Board

Altera_Forum
Honored Contributor II
‎04-07-2010 07:27 AM
961 Views

Hi 

 

Does anybody know what settings the PFL module needs in the Megawizard? 

 

The PFL is going in the MAX2 on the Stratix3 dev board and is for programming the Stratix3 from the local Flash memory. I want to hijack the MAX2 for my own processing, and still use the Stratix3 as well. 

 

Cheers 

 

Ian
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.