FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

Remote System Upgrade for MAX10 in FPGA fabric.

TOlew1
Beginner
200 Views

Hi, Is there a demo design for RSU which would be fully implemented in RTL? I wold like to avoid implementing uC, so I wold love to use some referance design so I can implement RSU by a mix of Intel IP and custom RTL code (Verilog).

Thx

 

0 Kudos
3 Replies
YuanLi_S_Intel
Employee
128 Views

Hi Tomasz,

 

We have some sample design for that but it is using RSU IP. Please take a look.

https://fpgacloud.intel.com/devstore/platform/15.1.0/Standard/remote-system-upgrade-rsu-lab-max-10-d...

 

Thank You

TOlew1
Beginner
128 Views

Hi SooY_Intel

Thank you for your reply.

The desing you suggested is based on Nios II processor. I am looking for a solution which would not require processor, the solution which would be based only on RTL. Is there a referance design I could use to infrm my design decision? Also, is there a document which would fully and clearly describe what that RTL based solution would have to include, and how the process of performing RSU sequence should be sequence? I can created the state machine in RTL which would do the work as long as I have a clear requirements for it.

Regards

 

YuanLi_S_Intel
Employee
128 Views

Hi Tomasz,

 

Apologize that we do not have solution with RTL. There is no dedicated IP for that and all requires NIOS ii to do the remote updating.

 

Thank You.

Reply