FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5690 Discussions

what are the io standards of dedicated function pins during powered on and configuration ?

PChiu5
Partner
‎06-18-2020 02:07 AM
266 Views

FPGA is powered on, during configuration, H1 (DCLK), C1 (ASDO), H2 (DATA0), D2 (nCSO), and H5 (nCONFIG), F4 (nSTATUS), H14 (CONF_DONE), G16 (INIT_Done), this Several dedicated pins, using dedicated functions that are not user IO function standards, Using a dedicated function is not a user IO function.

What is the minimum of VOH?

What is the maximum of VOL?

What is the minimum of VIH ?

What is the maximum of VIL?

What is the current of IOH?

0 Kudos

Link Copied

2 Replies
ShafiqY_Intel
Employee
‎06-19-2020 05:27 AM
242 Views

Hi PChiu5,

 

May I which FPGA device you are using?

 

Thanks.

Regards,

Matt

0 Kudos
Copy link
PChiu5
Partner
‎06-19-2020 07:57 AM
242 Views

Hi Matt ,

​

I use a cyclone 10LP device (10CL006YU256I7G)

​

Thanks

Regards

Peter

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.