USB Blaster Download cable_Timing Specification

[ShivaKi]

Hello,

For USB Blaster UG-USB81204 is considered for Debugging Cyclone V (5CEBA7F27C8N)  

1. What is the maximum TCK frequency that is supported by USB Blaster UG-USB81204

2. What will be minimum and maximum output delay on TDI and TMS lines from falling edge of TCK

3. What will be the setup and holdtime requirement of TDO line w.r.t TCK rising edge of USB Blaster UG-USB812044.

4. Will the debugger generate TCK signal with 50% duty cycle only?

[FvM]

Hi,
there's no official timing specification for USB-Blaster. As far as I remember, maximal TCK speed is 6 MHz with 50 % duty cycle. Setup- and hold times for TMS, TDO and TDI are basically a half clock cycle (about 80 ns). USB-Blaster is using 6 MHz clock during data shift operations, TAP controller is advanced with slower bit banging operations.

[ShivaKi]

Hello,

Will there be any debugger output delay on TDI and TMS lines from falling edge of TCK?

[FvM]

Hi,
there's no systematic delay but possible driver delay skew. In (slow) initial setup, TDI and TMS  are also driven without TCK edge. Consider that TMS is acting as clock during TAP controller configuration, operated independent of TCK.

[NurAiman_M_Intel]

Hi,

If you set all the TCK, TDI, TDO pin in correct manners,there should be no delay. What FvM said is also correct.

Regards,

Aiman

[NurAiman_M_Intel]

• As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘ https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.