We have tested the board using transceiver toolchain( avilable in Quartus) using a project with NATIVE-PHY ip integrated.
The transceiver toolchain shows BER of zero when we test at data rate of 1250Mbps(when we do external loopback using optical patch cord)
Does this prove that our board is fine wrt signal integrity??
Or we need to integrate TSE-MAC ip in our project and then we can conclude the board signal integrity??
Thank you for posting in Intel Ethernet Communities.
Your query will be best answered by our FPGA Support team, we will help you to move this post to the designated team. Please feel free to contact us if you need any assistance from Ethernet support team.
Intel Customer Support
A Contingent Worker at Intel
The main factor that will affect your board signal integrity from your Quartus design is the transceiver PHY PMA setting.
Typically we would advise to hit at least 95% BER confidence level to guarantee good signal integrity performance. However, this is just general guideline and different protocol may have its own spec to meet.
Feel free to checkout below BER confidence level calculator link