FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

What is the overshoot and undershoot values for the LVDS logic of 2.5V

VKuma63
Beginner
442 Views

In my design i am using the cyclone 3 device with the manufacturer part number "EP3C55F484I7NGA". I was doing SI simulations for the 2.5V nets. In the device datasheet they have not given the electrical specification of the maximum overshoot and undershoot values.

 

Kindly provide, what can be considered as overshoot and undershoot for 2.5V LVDS logic.

0 Kudos
2 Replies
YuanLi_S_Intel
Employee
150 Views
YuanLi_S_Intel
Employee
150 Views

Overshoot and undershoot is not depending on the I/O Standard. Is actually depending on the I/O buffer. Thus, you may refer to the link as stated above. For LVDS, what you need to consider is the VICM and VID.

 

Regards,

YL

Reply