FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5283 Discussions

Where Can I find the Timing Diagram of Avalon-MM Interface in Arria10 EMIF IP Core?

SYiwe
Novice
439 Views

 

Hi,

I'm using EMIF IP Core in my Arria10 SoC, there's an auto-generated Avalon-MM interface to communicate with user logic, but I haven't found the timing diagram of Avalon-MM in the EMIF user guide so far, where can I find the the correct timing diagram?

Besides, how can I confirm the relationship between the Avalon-MM's address and external-memory's address?

Thanks, regards.

0 Kudos
1 Reply
EBERLAZARE_I_Intel
123 Views
Reply