filter lab sampling problems

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

filter lab sampling problems

1,407 Views

I have a university supplied Cyclone II DSP eval kit and am trying to work through the filter lab examples which are simulink .mdl models. After getting the models updated for version 7.2 I noticed that the models were running at 1second step size. Then the resulting spectrums were plotted in Matlab and scaled to the correct sampling size. I changed the sampling in the filter_design.mdl to the correct 10ns and made all the changes necessary but it appears that there are 1 second step sizes required in the switch SW3 and the mega core FIR even though I have the correct sampling frequency in the FIR mega core. Any ideas on what is going on?

I have run the NCO megas with 10ns step sizes in DSP builder/Simulink but have not worked with the FIR mega.

Thanks

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.