After you have selected your configuration, a new screenw ill appear similiar to figure 1-3.
Figure 1-3: Qsys Main Screen After Configuration Is Selected
Click on the "Generation" tab at the top of the Qsys screen. A screen similiar to Figure 1-4 should appear. For the Simulation settings, choose the HDL language you prefer, and choose Standard BFM's... for the Create Testbench Qsys system option. Choose an output directory (your project directory) and click generate at the bottom of the screen.
After the design files have been generated, open ModelSim. Navigate to <project_dir>/testbench/mentor. type "source msim_setup.tcl". This will prepare the .Tcl script that will compile your design. use a combination of the options given to compile the design, or just type "ld_debug" for a full compilation. A screen similiar to Figure 1-5 will appear.
Figure 1-5: ModelSim Main Screen
After compilation has completed, add any signals you would like to the wave window, and type "run -all" to run the simulation in its entirety. See Figure 1-6 for an example of how the ModelSim screens should appear after compilation completes.
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.