This article serves to guide the reader through the steps taken to design, compile, simulate, and port to hardware the reference transceiver design (Native PHY IP) included in this article, using a Stratix V FPGA. This guide should be used as a reference for those wanting to create a transceiver design from scratch- using MegaWizard and user generated design files to form a complete design. The completed reference project archive is available for download through this article.
To create a transceiver design from scratch, you must first generate the Transceiver PHY IP, a Reconfiguration Controller, and a Reset Controller. All are generated by using MegaWizard. The user should understand exactly which Transceiver PHY IP they will need. This depends on the protocol being implemented. Refer to the table above in the "Supported Protocols" section, as well as to the V-Series Transceiver PHY IP Core User Guide and the Transceiver Configurations in Stratix V Devices documentation.
The MegaWizard will allow you to easily generate the Transceiver PHY IP, the Transceiver Reconfiguration Controller, and the Reset Controller. Refer to the V-Series Transceiver PHY IP Core User Guide, or Level 2 articles in the Transceiver Design Flow Series for more information about the IP.
A screen similar to Figure 3-1 will appear after completing step #1. Here you can edit parameters for the PHY IP to suit your design requirements. For details about the configurable settings for each PHY IP, see the V-Series Transceiver PHY IP Core User Guide "Parameter Settings" sub-section of each protocol section. When finished, click "Finish."
Repeat Steps 1-3 for the Reconfiguration Controller. You may also need to repeat Steps 1-3 for an external Reset Controller, depending on the Transceiver PHY IP you are implementing. For this article, we are implementing a Native PHY IP, which does require an external reset controller. To find out whether or not you need to instantiate your own Reset Controller, refer to the chapter that pertains to the Transceiver PHY IP you are implementing within the V-Series Transceiver PHY IP Core User Guide.
Stratix V, PCIE PIPE PHY IP, Tranceiver Reconfiguration Controller, Physical layer, PCI Express, Express, Stratix Five, GT, GS, GX, Design, Example, guide, walkthrough,
PCIe, PCI E, PCI Express, Stratix V, SV, S, V, Walkthrough, guide, help, Stratix V GX, Stratix V GT, SV, SVGX, SVGT, S5GX, S5GT, S5, Stratix 5, Stratix 5 GX, StratixV, StratixV GX, Stratix5, Stratix5 GX, Altera, generated, generation, Instantiation, creation, design, files,
© 2010 Altera Corporation. The material in this wiki page or document is provided AS-IS and is not
supported by Altera Corporation. Use the material in this document at your own risk; it might be, for example, objectionable,
misleading, or inaccurate.
Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.