Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1238 Discussions

Compiler Error: Multiple reflexive accesses from channel xxx

Teng
Beginner
‎12-26-2018 06:44 AM
2,451 Views

0 Kudos

Link Copied

1 Reply
MuhammadAr_U_Intel
Employee
‎12-28-2018 02:47 AM
1,216 Views

Hi,

 

What version of OpenCL compiler/ BSP are you using ?

 

Are you using any of the example design provided by Intel ? Can you share your kernel code here to look further into it .

 

Thanks,

Arslan

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.