Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1087 Discussions

Compiler Error: Multiple reflexive accesses from channel xxx

Teng
Beginner
1,348 Views

0 Kudos
1 Reply
MuhammadAr_U_Intel
113 Views

Hi,

 

What version of OpenCL compiler/ BSP are you using ?

 

Are you using any of the example design provided by Intel ? Can you share your kernel code here to look further into it .

 

Thanks,

Arslan

Reply