Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1238 Discussions

Customizing Clock Frequencies

Altera_Forum
Honored Contributor II
‎08-18-2014 10:28 AM
1,501 Views

Hey,  

 

I have a DE2-115 board with an oscillator providing a 50Mhz clock. I was wondering two things: 

 

1. Can I somehow convert this to a 20 Mhz clock? 

2. Can I use the built-in PLL's to multiply the 50 Mhz to a higher frequency? And if yes, then what sort of maximum frequency can I create? 

 

Cheers
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-18-2014 12:17 PM
525 Views

Hi, 

 

1. This is no problem. Just can use the Megawizard Plug-in manager to add an altera_pll to your quartus project. Just configure your PLL for 50Mhz input and 20Mhz output and it should work fine. 

 

2. Yes the PLLs can multiply an reference clock. I believe it can go above 1Ghz but you probably want to implement some logic and then the limiting factor is not the clock frequency but meeting the timing constraints for your design. The maximum speed of the logic depends on the what you are implementing and the speed grade of your device. But it is probably around 150-200Mhz. 

 

I hope that helps.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.