Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1087 Discussions

DE2 Video Examples- Interlaced video handling?

Altera_Forum
Honored Contributor II
797 Views

Hello! 

 

I just started working on the examples in the University Program. When I take a look at "Example_4_Video_In", I can see the incoming images (720*244 or 720*243) being clipped at 640*240, before being scaled down to 320*240.  

 

Can someone explain how the interlaced video stream is being handled? Are the even or the odd frames just dropped? Or are both field handled as normal "progressive" images? 

 

Because I can`t see any deinterlacing taking place... 

 

Thnx!
0 Kudos
0 Replies
Reply