Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Glitch in Stack

Altera_Forum
Honored Contributor II
771 Views

Hello everybody! 

I have designed a stack in quartus! the memory i have used is LPM_RAM_DP! 

But in waveform when i want to pop some information from stack, the write enable input of the ram afouls a glitch! that glitch changes the ram data! 

Can someone help me to avoid this glitch?:confused:
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
62 Views

Put this signal through a register.

Altera_Forum
Honored Contributor II
62 Views

Thanks man! 

It works perfectly!
Reply