- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
im doing my M.E Applied Electronics in anna university at chennai.now im in final project,my title is parallel distributed arithmetic algorithm fir filter FPGA implementation.i written program for 8 tap fir filter.i have difficulty to write program for the above.so kindly help me..
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Distributed arithmetic as a replacement for multipliers is not the trend in field design due to its complexity. It is used in some fir IP cores e.g. xilinx fir compiler. You will need some research into xilinx fir documentation and other general literature.
Make a search for xilinx doc "Distributed Arithmetic FIR filter v9.0"- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i have seen that paper.i dont know how to proceed,conceptually im ok.kindly can you help me please..........
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sorry I haven't done DA and probably will never. Look at this doc, it has enough low level detail: applications of distrbuted arithmetic to digital signal processing: a tutorial review- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
every one who needs vhdl programmes for serial DA fir filter you can just contect me i will help you
good luck- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page