Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1238 Discussions

Pin is not stable when the device is powered up, how to deal with it please?

KLing4
Partner
‎02-28-2020 06:37 AM
959 Views

When the device is powered up, a undesirable pulse occurs at one of the pins.

 

0 Kudos

Link Copied

1 Reply
SreekumarR_G_Intel
Employee
‎03-18-2020 07:29 AM
807 Views

Hello there,

Is that the output from the FPGA or Input to the FPGA ?

 

Thank you,

 

Regards,

Sree

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.