Pin is not stable when the device is powered up, how to deal with it please? - Intel Community

Intel® FPGA University Program

University Program Material, Education Boards, and Laboratory Exercises

Pin is not stable when the device is powered up, how to deal with it please?

603 Views

When the device is powered up, a undesirable pulse occurs at one of the pins.

Link Copied

1 Reply

451 Views

Hello there,

Is that the output from the FPGA or Input to the FPGA ?

Thank you,

Regards,

Sree

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.