Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
1175 Discussions

Sending data to SDRAM from FPGA on DE0-nano board

thadoe
Novice
‎07-22-2021 01:07 PM
712 Views

Hello,

I have a ADC interface logic that receive data regularly over 3.2MHz SPI link.

I want to send these data to SDRAM which is interfaced with Nios II system. Ultimately I would like to implement a 'snapshot mode' as mentioned in https://community.intel.com/t5/Programmable-Devices/Oscilloscope-High-speed-Application/m-p/148034

what is most efficient way to go about sending these ADC data to SDRAM?

I am thinking PIO for this.

Also what do I need to do on Nios II application to store data in SDRAM?

Thank you for your time.

 

0 Kudos

Link Copied

1 Reply
EricMunYew_C_Intel
Moderator
‎08-03-2021 11:49 PM
684 Views

You can download the .par from below link on how to add and access sdram:

https://fpgacloud.intel.com/devstore/platform/16.1.0/Standard/sdram-nios-test-max10-de10-lite/


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.