Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1082 Discussions

USB on Cyclone V GT FPGA Development Kit

wschoong
Beginner
437 Views

I need assistance on implementing the USB interface on the Cyclone V GT FPGA Development Kit. I understand that the board has a Cypress CY7C68013A connected to the FPGA through a MAX II CPLD. By default the USB functions as an embedded USB Byte Blaster II, but can be disabled when an external USB Byte Blaster is connected to the JTAG connector.  I assume that when the embedded USB Byte Blaster II is disabled, I can the configure it to interface directly to the FPGA so that I stream data. From the schematics, it looks like the lines are connected from the Cypress chip to the FPGA via a MAX II CPLD. I don’t have detailed information on how the MAX II function when the embedded USB Byte Blaster II is disabled.  However, when I use Cypress utility (Cypress Control Center), it could not find the Cypress chip, so I am not able to programmed it. From Window device manager, it still recognize the USB as an Altera Byte Blaster even though it has been disabled by the connected external USB Byte Blaster.

I would appreciate it if someone has solution or example I can use.

0 Kudos
5 Replies
NurAiman_M_Intel
Employee
423 Views

Hi,


Thank you for contacting Intel community.


Kindly refer to Cyclone V GT development kit userguide and USB Blaster userguide:


Cyclone V GT: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_cvgt_fpga_dev_kit.pdf


USB Blaster: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_usb_blstr.pdf


USB Blaster II: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_usb_blstr_ii_cable.pd...


Let me know if you need further information.


Regards,

Aiman


wschoong
Beginner
417 Views

I have already gone through the relevant documentation and I cannot find any information regarding my specific problem. I cannot find any information regarding implementing a USB to FPGA interface on the development board, which seems to be feasible from the schematics. 

NurAiman_M_Intel
Employee
396 Views

Hi,


I am sorry to let you know that we do not provide the schematic design for free. You will need a paid license to get the schematic.


Apologize for the incoviniences.


Regards,

Aiman


wschoong
Beginner
392 Views

I have access to the schematics as I have already stated. They are part of the documentation for the development kit. Perhaps you misunderstand what I am really asking.

NurAiman_M_Intel
Employee
383 Views

Hi,


Sorry for the misunderstanding.

This might happen when you are using Cypress utility (Cypress Control Center) as this is 3rd party device.

I would like to suggest to use Quartus Programmer to run the project.

https://fpgasoftware.intel.com/


Regards,

Aiman


Reply