Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

University program vwf

Altera_Forum
Honored Contributor II
1,181 Views

hello 

i have 3 verilog files and three vwf file correspond to the verilog file 

ex: first.v, second.v, third.v, first.vwf, second.vwf, third.vwf 

 

i know that if i want to run simulation on one of the vwf file, i have to set it to top entity. 

ex: if i want to run simulation on third.vwf, i need to set third to top entity.  

 

The first and second vwf window that showed up was correct but when i try to run the third, it showed up the second vwf window even though i already set third to top entity. 

 

Can i know where is the problem and how do i fix it so that come up with correct window.  

p/s:third is the module that combine first and second
0 Kudos
0 Replies
Reply