Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises

VGA_CLK Pin on DE1?

Altera_Forum
Honored Contributor II
2,041 Views

Hi All, 

 

We are using the UP VGA Core. Can someone tell us where's the pin location for VGA_CLK on DE1? It is not found in the DE1 Assignment Spreadsheet. For DE2, it is B8 but we are not sure whether it is the same for DE1.  

 

Dennis
0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
326 Views

VGA_CLK is no more provided on the DE1 board,so you should geerate a clk for it by the PLL,and you should note its frequency!

0 Kudos
Altera_Forum
Honored Contributor II
326 Views

Hi Peli, 

 

We are actually using the core in the SOPC system and used the External Clock module to generate the 25 MHz VGA Clock. The problem is we can't access the VGA core after it has been integrated into the SOPC system.  

 

I suspect that will be the case even if we are using a PLL. Please correct me if I am wrong.  

 

Thanks for your comments.  

 

Dennis
0 Kudos
Altera_Forum
Honored Contributor II
326 Views

Found this amazing lab written for DE1 on nioswiki: 

 

http://www.nioswiki.com/embedded_systems_lab 

 

Solved our doubts and good insights. Highly recommended for all DE1 SOPC and NIOS II users.  

 

Dennis
0 Kudos
Altera_Forum
Honored Contributor II
326 Views

Hello,  

 

I cannot get the solution on this link. 

Can you please help me find the solution for where to connect vga_clk_out in case of DE1 board..?
0 Kudos
Altera_Forum
Honored Contributor II
326 Views

Hi  

 

As Peli said, there is no vga_clk on the DE1 board.
0 Kudos
Altera_Forum
Honored Contributor II
326 Views

Thank you. I got it. 

So I left that output OPEN (No pin assignment) & it worked.
0 Kudos
Reply