Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1238 Discussions

solution of Digital Logic Laboratory Exercise 6 for DE2-70

Altera_Forum
Honored Contributor II
‎07-14-2015 07:37 PM
1,926 Views

Hi,  

 

I'm new in VHDL and working with Quartus, 

I did digital logic laboratory exercises for DE2-70 until 6th, 

I really counter to dead end in exercise 6 for DE2-70, where I can find it's solution 

and other exercises.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.