Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1081 Discussions

what is the use of rClk[1..0]?

Altera_Forum
Honored Contributor II
1,102 Views

Hi all, 

 

What does the rClk[1..0] do in the system? the rClk[1] value is not used in the DE2_D5M demos but the register is added by 1 every clock cycle. The rClk[0] is then inverted from 0 to 1 every clock cycle, what is the use of this? 

 

Regards,
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
81 Views

A text search reveals, that rClk[0] is used in the design. rClk[1] isn't, simply ignore it, Quartus integrated synthesis will do, too.

Altera_Forum
Honored Contributor II
81 Views

Thanks, I see. But why does the design need to add 1 bit to the register? It just inverts the high signal to low.

Altera_Forum
Honored Contributor II
81 Views

Yes. The gate level logic is the same.  

 

As written, you have the option to generate a lower speed clock by connecting the output to rClk[1].
Altera_Forum
Honored Contributor II
81 Views

Okay, thank you very much :)

Reply