A text search reveals, that rClk is used in the design. rClk isn't, simply ignore it, Quartus integrated synthesis will do, too.
Thanks, I see. But why does the design need to add 1 bit to the register? It just inverts the high signal to low.
Yes. The gate level logic is the same.
Okay, thank you very much :)
For more complete information about compiler optimizations, see our Optimization Notice.