Intel® Fortran Compiler
Build applications that can scale for the future with optimized code designed for Intel® Xeon® and compatible processors.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
29285 Discussions

ICE with Parallel Studio XE 2017 Beta

OP1
New Contributor III
‎04-12-2016 02:14 PM
501 Views

The cute code below triggers an ICE with the XE 2017 Beta compiler.

PROGRAM P
ALLOCATE(CHARACTER,::S)
END

 

0 Kudos

Link Copied

4 Replies
Steven_L_Intel1
Employee
‎04-12-2016 04:49 PM
501 Views

We would prefer that you use Intel Premier Support for all beta issues. I'll file this one for you.

0 Kudos
Copy link
Steven_L_Intel1
Employee
‎04-13-2016 08:49 AM
501 Views

This also fails in 16.0. Issue number is DPD200409878.

0 Kudos
Copy link
Steven_L_Intel1
Employee
‎04-14-2016 10:36 AM
501 Views

Fixed for a future release.

0 Kudos
Copy link
TimP
Honored Contributor III
‎04-14-2016 11:02 AM
501 Views

I got a response on one ips filing on the beta. I'm not holding my breath. 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.