Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
527 Discussions

Double Precision IEEE 754 Division on FPGA

NickM
Beginner
332 Views

Hello,

I was trying to find out if it is possible to force hardware to produce a IEEE 754 compliant division unit for double precision floats. Currently the design defaults to "faithful rounding".

NickM_1-1594401453958.png

 

0 Kudos
1 Reply
GouthamK_Intel
Moderator
318 Views

Hi,


As your issue is related to FPGA, we are moving your case to FPGA forum for quicker response.


Thanks

Goutham


Reply