Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
674 Discussions

FPGA Agelix Hard IP binding pins

TabetS
Beginner
1,082 Views

Altera Agelix series 400G Hard ip binding pins, physical channel curing requires corresponding binding pins, otherwise software compilation error, can you modify the logic to achieve the effect of disordered binding to improve signal quality

0 Kudos
2 Replies
ZiYing_Intel
Employee
1,049 Views

Hi,


Would you mind to share your .qar file? So that I can try debug the issue from my side.


Best regards,

Zi Ying


0 Kudos
ZiYing_Intel
Employee
964 Views

Hi,


Since long time no hear any feedback from you, I am close the case. If you have another question after the case closed, please do feel free to submit another issue.


Best regards,

Zi Ying


0 Kudos
Reply