Hello everybody,
currently I am working on a project, where I want to use the HLS compiler to use my c++ code on the FPGA. To your information: FPGA is CycloneV, Quartus version is 18.1 lite. Every time I got the same error messages from the Compiler, see my attached file: "The command line is to long. HLS main optimizer failed." This error message appears after about 30 minutes of compilation.
The HLS compilation in general works, because I compiled a few projects before, but in my c++ Code I add nothing new, so in my opinion it is not possible that the Code gots an error. The compilation for a processor e.g. x86 works fine.
My command to start the HLS compilation is: i++ --quartus-compile --simulator none -march=CycloneV file.cpp -o test-fpga -v
Could anybody help me to solve this issue?
Thanks in Advance!
Best regards, ybrstud
Link Copied
Hi,
Could you provide me the information as below:
Thanks
Hi MeiYanL_Intel,
thanks for your reply.
See my following answers to your issues:
I hope you have an idea concerning my problem.
Thank you, ybrstud
Hi,
I had tried to use the command "i++ --quartus-compile --simulator none -march=CycloneV counter.cpp -o test-fpga -v" to compile the design example: counter.cpp. There is no error and it is compile successfully.
If you could not share the design file here, you can try to email me for the design file. I will try to compile the provided design file and duplicate the error for further investigate.
Thanks
Yes exactly. As I mentioned in my initial commit: "The HLS compilation in general works, because I compiled a few projects before." There I use the same command line as in the project which fails...
Hi,
It might be the design code problem. Could you provide the design code for further investigate?
Thanks
Hi,
HLS gets stuck at this same point with 19.1 Standard with the 'image_downsample' example.
*******************************************************
i++ debug log file
This file contains diagnostic information. Any errors
or unexpected behavior encountered when running i++
should be reported as bugs. Thank you.
*******************************************************
Compiler Command: i++ -march=Arria10 bmp_tools.cpp main.cpp resize.cpp -o test-fpga.exe
Hi,
is it possbile to you to check where the issue in the commit below has its origin?
Maybe it is the same problem, because in the examples there should be no design code error.
Thanks and best regards
Hi,
I am using HLS Compiler Standard v19.1 in Linux version. There is two command methods I had tried to compile the design file, could you try the command as below:
By using these two command, I am able to compile the design successfully.
May I know the OS,Kernel and GCC version you are using?
Thanks
For more complete information about compiler optimizations, see our Optimization Notice.