Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
722 讨论

Hello World Agilex Compile

laScATuR
初学者
1,058 次查看

Hello, I am unable to compile the hello world example. I tried compiling the design using the command 

aoc device/hello_world.cl -o bin/hello_world.aocx -board=B2E2_8GBx4 -v

but the compilation process errors with the following message in the log:

 Error (16025): Partial reconfiguration region mask verification failed for top.kernel CRAM mask. The mask does not match the mask from the base revision.

 

I've been able to compile other designs fine, but these other designs fail when I add printf statements to the device code, which leads me to think maybe the printf is causing compilation issues. I'm using Intel(R) FPGA SDK for OpenCL(TM), Version 21.2.0, and I am targeting the DE10-Agilex board.

0 项奖励
3 回复数
BoonBengT_Altera
主持人
1,015 次查看

Hi @laScATuR,


Thank you for posting in Intel community forum and hope all is well.

May I know which design example that you are referring to?

As well as which platform did you compile the design on?

Hope to hear from you soon.


Best Wishes

BB


0 项奖励
BoonBengT_Altera
主持人
976 次查看

Hi @laScATuR,


Greetings, just checking in to see if there is any further doubts in regards to this matter.

Hope your doubts have been clarified.


Best Wishes

BB


0 项奖励
BoonBengT_Altera
主持人
930 次查看

Hi @laScATuR,


Greetings, as we do not receive any further clarification/updates on the matter, hence would assume challenge are overcome. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. For new queries, please feel free to open a new thread and we will be right with you. Pleasure having you here.


Best Wishes

BB


0 项奖励
回复