Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
453 Discussions

High Level Synthesis regarding to clock2x removal

cosx
New Contributor I
274 Views

Hi there,

I am currently using Intel HLS Quartus 15.1 offline compiler to compile the customised circuit and I came across an issue.

I do not want to use the clock2x in the BSP components acl_kernel_clk.qsys, and hence I just use my own version of acl_timer.

However when performing logic synthesis of Opencl kernel, the error occurs that my own kernel goes to infinite recursion.

Then I tried to unconnect clock2x in the acl_tiemr module of the acl_kernel_clk but the qsys component just gives error.

cosx_0-1613048373897.png

May I ask how can I safely remove the clock2x in the acl_kernel_clk.qsys module? I really need to remove it because I need clock outputs of plls to do something else.

If not, does anyone have any suggestion of replacing the acl_timer module with self-defined module?

Thank you in advance!

Mingqiang

 

0 Kudos
1 Solution
cosx
New Contributor I
242 Views

I have solved the problem by connecting clock2x to an unused clock ports, this issue is thus solved.

View solution in original post

2 Replies
cosx
New Contributor I
243 Views

I have solved the problem by connecting clock2x to an unused clock ports, this issue is thus solved.

View solution in original post

Hazlina_R_Intel
Moderator
236 Views

Hi,

Thanks for closing the loop on your issue and posting the answer here for others to see. It will be beneficial for others who may face the same problem. Thanks again.


Reply