Assuming we are able to understand and make changes to the RTL generated by the OpenCL flow with Quartus, how do we actually get the changes back into the OpenCL flow? As in how do we generate the AOCX to program the board?
連結已複製
3 回應
Ok. Thanks. So I supposed I can program the FPGA directly? Do I need the host?
