Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
723 Discussions

Implementing "Wait" or "Sleep" in HLS module

anaza3
Novice
‎08-20-2020 08:47 AM
1,194 Views

I want to write a HLS module(writing in C and using i++) that periodically(almost every second) copies a block of memory to another location. How can I implement the wait time? should I just implement a for loop without body? how can I be sure that optimizer doesn't get rid of it since it doesn't do anything?

0 Kudos

Link Copied

1 Reply
AnilErinch_A_Intel
Employee
‎11-10-2020 09:40 PM
1,116 Views

Hi ,

You can explore the usage of volatile keyword in case you don't want the compiler to optimize away specific contents.

Thanks and Regards

Anil


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.