Thanks for your question. May I know the simulation/emulation or coding environment or tool that you use? What device are you targeting for your code, is it an FPGA or CPLD?
This is using Intel OpenCL SDK for FPGA, v 19.4 (20.3 does the same thing).
The hardware target is Stratix 10 MX, but the failure happens in emulation.