- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hello,
We purchased this Agilex 7 M-Series Dev Kit (https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agm039.html) for a project, and we're having trouble locating the design example for PCIe mentioned in the documentation. We could, however, identify an example in the documentation of the I-Series board, but the pin mapping is not straightforward.
Could you please provide an example or documentation on configuring a basic design using the PCIe for the Agilex™ 7 FPGA M-Series Development Kit—HBM2e Edition (3x F-Tile & 1x R-Tile)? Also, is there any chance a BSP will be released for this dev kit?
Thanks,
Denisa
Lien copié
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
For the Agilex 7 M-series HBM2e Example design and detail documentation..
You may refer to https://altera-fpga.github.io/rel-24.3.1/embedded-designs/agilex-7/m-series/pcie_rp/ug-pcie_rp-agx7m-hbm2e/#required-components
Refer to the GitHub repository for the Quartus Project and Yocto Project files.
Let me know if anything there is not clear, and I could better assist.
Regards,
Wincent_Altera
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
Is there any further question that I can better assist you ?
Regards,
Wincent_Altera
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
Given there is no any additional question, I will left the rest to our forum community.
Please be noted that we are in full commitment in order to ensure our user success.
IF you happen to have any follow up question or new challenge, feel free to file a new thread.
Our Altera Support Agent will be there to assist.
Regards,
Wincent_Altera
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Dear Wincent_Altera,
Thank you very much for the pointers! After reviewing the documentation, I see that the provided example uses the FPGA as a root point. For my setup, I have a host server from which I want to connect to the FPGA board as an end point through PCIe. Is there an example of a design for this use case?
The host is a Lenovo workstation featuring 2x Intel Xeon Gold 6416H 4 PCIe 5.0 slots. I purchased this MCIO-PCIe adapter with two MCIO SFF-TA-1016 8i cables to connect the FPGA board to the host. So far, I cannot list the FPGA PCIe device from the host using the lspci command.
The host server has installed Rocky Linux 9.5 and Quartus 24.3. Is it necessary to run Ubuntu 20.04?
Thanks,
Denisa

- S'abonner au fil RSS
- Marquer le sujet comme nouveau
- Marquer le sujet comme lu
- Placer ce Sujet en tête de liste pour l'utilisateur actuel
- Marquer
- S'abonner
- Page imprimable