Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
659 Discussions

Problem on HLS tutorials example

ZXued
Beginner
‎05-17-2020 09:05 AM
876 Views

I meet a problem when I run examples/tutorials/interfaces/explicit_streams_packets_empty/part2_avalon_st_video_packets.cpp. My HLS version is 20.1 running on RHEL 7.6 . The start_of_packet is always in LOW state. According to the source file line 104 the beat == 0 the start_of_packet should be in TRUE state. If I use HLS 19.2 run the same example the result is correct.

Preview file
26 KB
0 Kudos

Link Copied

2 Replies
AnilErinch_A_Intel
Employee
‎05-20-2020 08:49 AM
824 Views

Hi

We are looking in to the scenario. Will get back to you soon.

Thanks and Regards

Anil

0 Kudos
Copy link
AnilErinch_A_Intel
Employee
‎08-19-2020 06:44 PM
778 Views

Hi ,

Thanks for the Question. What you have pointed out is a valid issue scenario. This issue is being worked upon and will be fixed in an upcoming release. I will keep you informed as and when the release happens.

Thank you for the observation

Regards

Anil


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.